Collective interactions in functional materials can enable novel macroscopic properties like insulator-to-metal transitions. While implementing such materials into field-effect-transistor technology can potentially augment current state-of-the-art devices by providing unique routes to overcome their conventional limits, attempts to harness the insulator-to-metal transition for high-performance transistors have experienced little success. Here, we demonstrate a pathway for harnessing the abrupt resistivity transformation across the insulator-to-metal transition in vanadium dioxide (VO 2 ), to design a hybrid-phase-transition field-effect transistor that exhibits gate controlled steep ('sub-kT/q') and reversible switching at room temperature. The transistor design, wherein VO 2 is implemented in series with the field-effect transistor's source rather than into the channel, exploits negative differential resistance induced across the VO 2 to create an internal amplifier that facilitates enhanced performance over a conventional field-effect transistor. Our approach enables low-voltage complementary n-type and p-type transistor operation as demonstrated here, and is applicable to other insulator-to-metal transition materials, offering tantalizing possibilities for energy-efficient logic and memory applications.
M etal-oxide-semiconductor field-effect transistors (MOSFETs) have been the workhorse of digital computation. In a conventional MOSFET (Fig. 1a) , a change in the drain-to-source current (I DS ) can be induced by the application of a transverse electric field across the gate dielectric by means of the third gate terminal. This field lowers the potential energy barrier separating the source and the channel, exponentially increasing the number of carriers traversing the channel. At room temperature, a minimum change of 60 mV in the gate bias (V GS ) is required to effectuate a decade change in I DS , setting up the so-called '60 mV per decade' limit, also known as the 'Boltzmann limit' (Fig. 1a) . Stemming from the statistical distribution of free and independent carriers in conventional semiconductors and determined by the thermal voltage kT/q (k: Boltzmann constant; T: temperature; q: electron charge), this fundamental limit restricts transistor performance, particularly at low-operating voltages [1] [2] [3] [4] , and has motivated the exploration of FETs that harness collective carrier responses [5] [6] [7] [8] [9] [10] [11] [12] [13] . Such collective behaviour-wherein a small external perturbation can trigger an aggregated change in the ground state of the system-can produce internal amplification; and provide a pathway to overcome the Boltzmann limit to enable FET's with sub-kT/q (kT/Zq; Z41) switching slope and superior performance at low voltages. Particularly, in insulator-to-metal transition (IMT) materials 14 that exhibit strong correlation, like VO 2 (refs 15-18) , the collective response to external perturbation (temperature 19, 20 , pressure 21, 22 and electrical stimulus [23] [24] [25] [26] [27] [28] ) can be the 'melting' of carriers, marking an electronic phase transformation where the electrons localized at atomic sites change to an itinerant state (Fig. 1b) . This phase transformation amplifies the free-carrier concentration 29 ; and in the case of VO 2 , manifests itself as a sharp change in resistivity up to five orders in magnitude 30 at B340 K. However, attempts to realize IMT-based three-terminal transistor devices with a solid-state gate dielectric to induce the phase transition directly in the channel material have experienced only limited success 23, [31] [32] [33] . Further, the alternate approach of using an ionic liquid as the gate dielectric, which is the focus of current research [34] [35] [36] [37] [38] [39] , is typically slow [40] [41] [42] and susceptible to electrochemical effects 43 . These constraints have restricted the utilization of this collective phenomenon in FETs for advanced high-performance electronic applications.
Here, we explore a novel transistor architecture that harnesses the abrupt free-carrier amplification across the phase transition in VO 2 using a conventional MOSFET. By electrically coupling the VO 2 in series with the source of a conventional MOSFET (Fig. 1b) , we design a hybrid-phase-transition-FET (hyper-FET) wherein, for a given drain-to-source voltage (V DS ), the gate bias V GS modifies the current I DS flowing through the MOSFET channel and the VO 2 in series, triggering an abrupt phase transformation in VO 2 . The proposed hyper-FET not only exhibits steep-slope characteristics but also circumvents the need for a direct field-induced phase transition in VO 2 with a solidstate gate dielectric. Further, the abrupt resistivity switching of VO 2 in the hyper-FET configuration, which is the origin of the steep-slope characteristics, induces a negative differential resistance (NDR) across VO 2 that results in internal voltage amplification which consequently enhances the hyper-FET's performance beyond that of a conventional MOSFET.
Results
Experimental demonstration and operation principle. temperature (T ¼ 300 K). The modulation in the transfer characteristics (I DS -V GS ) of the hyper-FET is shown in Fig. 2b . Initially, at V GS ¼ 0 V (MOSFET in OFF-state), VO 2 is in the high-resistivity insulating state. In this series combination, V DS is divided between the MOSFET channel and the insulating VO 2 in proportion to their respective resistances; and the current I DS through the channel and VO 2 is insufficient to induce an IMT.
As V GS increases, the MOSFET-channel resistance decreases until I DS reaches a critical current threshold, I IMT . This triggers an abrupt IMT with the VO 2 transforming into the low-resistivity metallic state that consequently leads to an abrupt increase in I DS (turn-ON). Similarly, as V GS reduces, the MOSFET-channel resistance increases until I DS drops to a critical threshold value, I MIT , and the VO 2 transforms back to the high-resistivity insulating state accompanied by an abrupt reduction in I DS (turn-OFF). The difference between the critical threshold values (I MIT 4I IMT ; corresponding to V GS,IMT , V GS,MIT , respectively) results in hysteresis ( ¼ V GS,IMT À V GS,MIT ) (Fig. 2b) . Analysing the switching slope S ¼ @V GS @log 10 ðIDSÞ , shown in Fig. 2c , it is evident that the abrupt change in current associated with the IMT/MIT in VO 2 results in steep-slope (So60 mV per decade) characteristics, both during the forward and the reverse V GS sweep. We emphasize that the current change DI DS is abrupt and the extracted value of S is limited by the voltage resolution (1 mV). The corresponding output characteristics (I DS -V DS ) of the hyper-FET (Fig. 2d) show excellent I DS saturation behaviour, which is paramount for small signal amplification. This is in contrast to the traditional IMT-based transistor design where the IMT occurs in the channel material 23 . Such a transistor is unlikely to demonstrate current saturation since the design envisages the IMT channel to have a metallic character in the transistor's ON-state which fundamentally cannot sustain a drain side depletion region. ON ) is much less significant since the voltage drop across the metallic VO 2 is small; this results in an overall enhanced current change that is, a higher I DS,ON /I DS,OFF ratio (see Supplementary  Fig. 3 and Supplementary Note 3 for additional details and simulations). We model the MOSFET with VO 2 combination as an equivalent common-source transistor circuit (Fig. 2a) where:
Here, g m is the transconductance of the stand-alone MOSFET. Across the IMT, the VO 2 exhibits an NDR (R VO2 ¼ À DV NDR /DI DS ), and therefore equation (1) evolves to: NATURE COMMUNICATIONS | DOI: 10.1038/ncomms8812 ARTICLE Equation (2) indicates that in a particular gate-voltage window, the amplified differential transconductance (bg m ; b41) of the hyper-FET facilitates a larger change in current compared with the stand-alone MOSFET. The VO 2 , therefore, sets up an internal amplifier (b41) in the hyper-FET, and the transconductance enhancement (bg m ) is directly related to the free-carrier amplification across the phase transition. We note that although the hyper-FET has reduced transconductance before and after the IMT (that is, VO 2 in the stable insulating/metallic state), the abrupt free-carrier amplification across the IMT overcompensates this reduction and enables an amplified current change. To evaluate the improved performance of the hyper-FET, particularly for digital-logic applications, we match the OFF-state current I DS,OFF of the hyper-FET and the stand-alone MOSFET and analyze the increase in ON-state current I DS,ON over the operating gate-voltage window, as shown further.
Low-voltage n-type and p-type hyper-FET operation. Next, we focus on the MOSFET component of the hyper-FET. The gate-bias triggers the phase transition in VO 2 by enabling the MOSFET to source the corresponding critical currents. Therefore, using a scaled transistor can enable low-voltage hyper-FET operation since the transistor can now source the same currents at low V GS and V DS . This motivates the integration of scaled, high-g m -advanced transistor architectures like FinFETs fabricated on channel materials having mobilities higher than that of silicon to design a low-voltage hyper-FET (Figs 3 and 4) . Figure 3a illustrates a scaled hyper-FET consisting of a scaled In 0.7 Ga 0.3 As quantum-well multi-channel FinFET (L g ¼ 500 nm) (see Supplementary Fig. 4 and Supplementary Note 4 for fabrication method) in series with VO 2 (L VO2 ¼ 200 nm; W VO2 ¼ 1 mm). Figure 3b shows the transfer characteristics of the hyper-FET (and the stand-alone FinFET) exhibiting a 'gate controlled' abrupt turn-ON/turn-OFF associated with the IMT/MIT in VO 2 , respectively. The direct comparison of the hyper-FET with the stand-alone FinFET reveals an improved I DS,ON /I DS,OFF ratio over a V GS range of 0.8 V, and thus a B20% enhancement in I DS,ON at matched I DS,OFF (Fig. 3c) . The corresponding output characteristics of the hyper-FET and its constituent FinFET, shown in Fig. 3d , also reflect the I DS enhancement.
We also demonstrate a p-type hyper-FET since complementary operation, similar to the complementary metal-oxidesemiconductor (CMOS) logic family, is imperative for low standby-power digital applications. Two-terminal VO 2 devices exhibit reversible switching in both positive and negative voltage polarities ( Supplementary Fig. 1 ) which allows for electrical integration with a p-channel FinFET to enable p-type hyper-FET operation. Figure 4a shows the schematic of a p-hyper-FET constructed using a p-channel Ge quantum-well multi-channel FinFET (see Supplementary  Fig. 4 and Supplementary Note 4 for fabrication method) in series with VO 2 (L VO 2 ¼ 200 nm; W VO 2 ¼ 1 mm). Figure 4b,d shows the transfer characteristics and the corresponding output characteristics of the p-hyper-FET and its constituent FinFET, respectively. The p-hyper-FET also exhibits an enhanced I SD,ON /I SD,OFF ratio over a V GS range of À 0.5 V, and thus a B60% enhancement in I SD,ON at matched I SD,OFF (Fig. 4c) . 
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Discussion
The hyper-FET is a device concept that harnesses the phase transition in the IMT material, VO 2 , to enable room temperature, steep-slope, n-type and p-type transistor operation with enhanced performance. These experimental results motivate the realization of a scaled, monolithic hyper-FET design entailing heterointegration of the IMT material with the conventional FET [44] [45] [46] [47] [48] . Such an integrated device would have to include careful design considerations for minimizing the device 'foot-print' 44 , reducing potential self-heating effects as well as ensuring low-contact resistance of both the conventional MOSFET, which can adversely affect its ON-state current (and therefore that of the hyper-FET), and that of the VO 2 , which may possibly affect the magnitude of abrupt current change across the IMT. Further, scaling and optimizing the VO 2 and the MOSFET properties to enable a scaled hyper-FET device with low OFFstate leakage current relevant to low-power circuit applications 49 , and reduced hysteresis with a complete rail-to-rail swing in a complementary configuration (some of the design considerations are discussed in Supplementary Note 5 and Supplementary Fig. 5 ) will be key factors in realizing a hyper-FET-based hardware platform that can augment current state-of-the-art technology 49 .
The hyper-FET, demonstrated here, is a manifestation of a design methodology that consolidates the unique properties of phase transition materials like abrupt and reversible resistivity switching, arising from collective carrier dynamics and usually inaccessible in a conventional semiconductor, with the robust field-induced switching dynamics of a conventional MOSFET. Our approach harnesses the abrupt IMT in VO 2 in the muchdesired three-terminal transistor configuration, circumventing the need for direct electric field-induced phase transition. Furthermore, the generality of the hyper-FET design also facilitates this transistor architecture to be extended to other insulator-metal transition systems, [50] [51] [52] thus opening the doors to using electronic phase transition materials in digital applications. 
